EOAM_ADP/3/FPGAFULL:FPGA table is Full. (mod:[ULONG], port:[ULONG], vlan:[ULONG])
The number of logical entry resources reaches the upper limit.
The number of ports added to the VLAN associated with the maintenance association (MA) defined in 802.1ag exceeds the upper limit.